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Abstract—Stress-induced interface trap generation ( it) in
the mid-channel region of standard n-channel MOSFETs with ul-
trathin plasma-nitrided SiO2 films (2.34 and 3.48 nm) were sys-
tematically studied under static and dynamic (both bipolar and
unipolar) oxide field stresses over a wide frequency range from
1 to 107 Hz using a direct-current current–voltage measurement.
At the bipolar stresses,  it increases with the stress frequency
significantly when the frequency is larger than 104 Hz while it
saturates or decreases at the frequency larger than 107 Hz. The
frequency dependence of the it enhancement can be attributed
to a charge pumping current during the dynamic stress. Nitrogen
incorporation increases not only  it, but also the frequency de-
pendence.
Index Terms—Charge pumping, interface traps, MOSFET, reli-
ability.
I. INTRODUCTION
I NTERFACE trap and bulk charge generations under bothstatic and dynamic oxide field stresses in MOSFETs consti-
tute a major device reliability concern and have attracted much
research interest [1]–[5]. It has been reported that the oxide life-
time is significantly improved under bipolar pulsed bias [2], [3]
or under dynamic negative bias temperature instability stress [6]
as compared with the static counterparts due to the partial re-
covery of interface traps during the “off” state of the
stress. However, is found to be enhanced, not suppressed,
under the dynamic oxide field stress [1], [2], while the reported
behaviors about the frequency dependence of were incon-
sistent in literature. For example, Chen et al. [1] observed that
is essentially independent of frequency for frequency less
than Hz and then increases linearly with frequency, but
Rosenbaum et al. [2] found that under bipolar stress in-
creases first and then decreases with frequency with a maximum
around Hz. Hence, systematical studies are necessary to
resolve the controversial issues and to understand mechanisms
of the interface trap generation. This is the motivation of this
letter.
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II. DEVICES AND MEASUREMENT
The devices studied in this experiment were poly-Si gate
lightly doped drain n-channel MOSFETs fabricated by a stan-
dard process with a base gate SiO thickness of 2.34 or 3.48
nm. Plasma nitridation was performed to introduce nitrogen
into the gate SiO with different nominal concentrations of 0%
(pure SiO ), 9%, 11%, and 12%, respectively. Devices were
stressed by applying a square voltage waveform with the rise
and fall time less than 8 ns and the duty factor of 50% to the gate
electrode while the substrate, drain and source were grounded.
The waveform keeps its normal square form up to 10 MHz as
monitored by an oscilloscope. A substrate current was
measured during stress. The interface trap density was
measured by a direct-current current–voltage (DCIV) method
[7], [8] before and after stress. In measurement, the drain and
source were connected together and biased at V, while
the substrate was grounded. The DCIV current was
measured at the substrate by sweeping the gate voltage
from to 0.6 V. An peak at V
is observed when the recombination current via the interface
traps along the mid-channel region (MCR) reaches a max-
imum. The height of the peak above the baseline is
directly proportional to approximately, thus can be
calculated [7]. The stress-induced at MCR is obtained by
stressed – fresh . In our experiments,
(fresh) is – cm for all tested devices, demon-
strating the well controlled interface states in mature production
technologies. Threshold voltage and transconductance were
also measured before and after stress. A close correlation
between the threshold voltage shift , the degradation
of the transconductance and at MCR has
been observed (not shown here).
III. RESULTS AND DISCUSSION
Fig. 1 show the frequency dependence of under bipolar
and unipolar (positive and negative) stresses for nMOSFETs
with 2.34-nm pure SiO gate dielectric. Other devices which
have different base SiO thickness and nitrogen contents dis-
play quite similar frequency dependence but with different mag-
nitudes. First, for a frequency less than about Hz, is
almost independent of frequency. At the same amplitude of the
stress voltage of bipolar stress equals approximately
to the sum of that of positive and negative unipolar stresses, in-
dicating that of bipolar stress is a simple accumulation of
generated at each one half cycle for unipolar stresses [2].
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Fig. 1. Frequency dependence of interface trap generation under bipolar and
unipolar (positive and negative) stresses for n-channel MOSFETs with 2.34-nm
pure SiO gate dielectric andW=L = 10/10m. The data of dc stresses are also
given for comparison. All other samples show similar frequency dependence.
Different MOS devices were tested for each data point. Note that the absolute
value of N may suffer a systematical error due to uncertainty of the electron
and hole capture coefficients used to calculate N from the measured I
peak.
Moreover, after 300 s unipolar stress of 50% duty factor
is close to that of 150 s dc stress for both polarities. These find-
ings strongly suggest that there is no ac effect at low frequen-
cies. The apparently larger of the positive (both unipolar
and dc) stress than that of negative polarity can be attributed to
the fact that the oxide voltage is larger in the positive case
than that in the negative case at the same due to the flat-band
voltage and the surface potential variation. Second for frequen-
cies between and Hz, of the bipolar stress shows
strong frequency dependence while the frequency dependence
of unipolar stresses is very weak. Similar frequency dependence
was also observed by Chen et al. [1]. Third, at the megahertz
frequency region, the enhancement saturates or reduces
at even higher frequency.
Fig. 2 compares the frequency dependence of under
bipolar stresses for samples with different nitrogen concentra-
tions. Nitrogen incorporation increases not only at the
low-frequency region, but also its frequency dependence at the
high-frequency region. Higher nitrogen concentration results in
larger and stronger frequency dependence. It can be partly
attributed to the fact that the dielectric film with the same base
SiO thickness but higher nitrogen concentration has a smaller
equivalent oxide thickness (EOT) and a larger gate leakage cur-
rent due to the barrier height lowering. The similar EOT of the
2.34-nm samples with 9% and 11% nitrogen results in the sim-
ilar at the low-frequency region. Another possible reason
is the trapping of H by nitrogen in the silicon oxynitride film
[9]. Both and its frequency enhancement decreases as
decreases, e.g., for the 2.34-nm pure SiO devices, with re-
ducing from 3.4 V [Fig. 1 ] to 2.8 V [Fig. 2(a) ], at
low frequency decreases from to cm , and the
enhancement at high frequency almost disappears. Other
samples show similar dependent behavior (not shown). This
finding is in contrary to the observation of Chen et al. [1], pos-
Fig. 2. Frequency dependence of interface trap generation under bipolar
stresses for two series samples with different base SiO thickness of (a) 2.34
nm (W=L = 10 m/10 m, V = 2:8 V) and (b) 3.48 nm (W=L = 10 m/1
m, V = 4:0 V) with different nitrogen concentrations of 0%, 9%, 11%, and
12%, respectively. The stress time remains 300 s. EOTs for series (a) samples
are 2.34, 2.03, 2.04, and 1.94 nm and for series (b) samples are 3.48, 3.14,
3.04, and 2.94 nm, respectively. Inset shows the stress-induced interface trap
density as a function of the voltage amplitude of the bipolar stress at two typical
frequencies.
sibly due to the different gate oxide thickness and the different
stress voltage in their experiments.
The observed frequency dependent behaviors can be un-
derstood by a reaction-diffusion model [10] taking a charge
pumping current during dynamic stress into account. According
to the reaction-diffusion model, the interface trap generation
includes two procedures 1) the dissociation of hydrogen-termi-
nated trivalent Si bonds (Si–H) by energetic species (electrons,
holes, released hydrogen ions or atoms, etc.); and 2) diffusion
of the released hydrogen from the interface to avoid initial
recovery. In dc or low-frequency dynamic stress, the energetic
species are mainly contributed by the tunneling current as it
has reported that interface trap generation starts to occur at the
voltage at which tunneling through the oxide starts to build up
[1]. In the dynamic cases, besides the tunneling current, we
propose that the charge pumping (CP) current, which is arisen
from recombination of trapped electrons at/near interface with
holes from the substrate upon the Si surface potential reversal
from inversion to accumulation, can also contribute energy to
break the Si–H bonds. Fig. 3 shows measured during
stress as a function of the stress frequency. is composed
of the averaged dc tunneling currents of both polarities and the
CP current ( , where f is the stress frequency
and is the filling fraction [11]). Because of the variation
of during stress, in Fig. 3 are the averaged values
measured at the first 10 s. We can see that in Fig. 3 shows
quite similar frequency dependent behaviors as in Fig. 1
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Fig. 3. Bulk current measured during stress as a function of frequency of the
sample of Fig. 1. For comparison, the values of dc stresses were divided by two
taking the 50% duty factor into account. I was averaged from the I
values measured at the first 10 s stress.
except at the MHz region, i.e., of unipolar stress for both
polarities is almost frequency-independent. Taking the 50%
duty factor of the dynamic stress into account, the value is
close to that of dc stress. For bipolar stresses at low frequencies,
is also independent of frequency and the value is close
to the sum of those of positive and negative unipolar stresses,
indicating the negligible component at the low frequency
region. As the frequency increasing, of bipolar stress
increases with frequency significantly due to the domination of
, associated with the enhancement of at the similar
frequency region. The vs. curves at 1 and Hz
bipolar stresses shown in the inset of Fig. 2(b) confirms this
assumption. At small (2.2 V), no enhancement occurs
at 1 Hz stress due to the negligible tunneling current, while it
occurs at 1 MHz stress due to the contribution. This model
also explains the very weak frequency dependence of
in the unipolar stresses as observed in [1], [2] and this letter,
because of unipolar stress is small at the whole frequency
range.
The absence of saturation in Fig. 3 at the megahertz
region as in Figs. 1 and 2 may be explained as follows.
It is well known that the oxide traps distributed within
(the maximum distance from the Si interface within which the
trap states can communicate with free charges at Si interface by
tunneling) can also contribute [11], [12], namely,
contributed by interface states (contributed
by near-interface states). We speculate that may create
interface traps more effectively because the released H atoms
can diffuse away more easily than those at the interface. The
filling fraction of depends on the distance from
the interface and begins to reduce at much lower frequency
( Hz [11]) than (the filling fraction of ). At
the stress frequency larger than Hz, begins to re-
duce while is still maintains a value close to 1, hence
increases continuously while begins to reduce
with stress frequency larger than Hz, resulting in the mo-
notonous increase of the measured and the saturation or
reduce of at the megahertz region.
IV. CONCLUSION
The frequency dependence of under dynamic oxide
field stress can be divided into three regions: no ac effect at
low frequency, increasing of with frequency at frequen-
cies larger than Hz and saturation of at the mega-
hertz region. An assumption is proposed to explain the observed
behaviors that may be generated by effectively.
Nitrogen incorporation increases both the interface trap gener-
ation and its frequency dependence.
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